

11/17/00
009715694 PTO
U.S. PATENT & TRADEMARK OFFICE

11/20/00 A

NON-PROVISIONAL APPLICATION FOR U. S. PATENT UNDER 37 CFR 1.53(b)
TRANSMITTAL FORM

Attorney Docket No. TI-31777


Assistant Commissioner for Patents
Washington, D. C. 20231

Sir:

Transmitted herewith for filing is the
patent application of:

Inventor(s): Ching-Chang Shen

EXPRESS MAILING Mailing Label No. EL619189225US
Date of Deposit: November 17, 2000. I hereby certify that this
paper is being deposited with the U.S. Postal Service Express
Mail Post Office to Addressee Service under 37 CFR 1.10 on the
date shown above and is addressed to the Assistant
Commissioner for Patents, Washington, D.C. 20231.


Trish Paramore

For: **IC EXCESS CURRENT DETECTION SCHEME**

Enclosed are:

- 2 sheets of drawings and 9 pages of Specification (including Abstract)
 Declaration/Power of Attorney
 Assignment with form PTO 1595

FEE CALCULATION					FEE
	NUMBER		NUMBER EXTRA	RATE	BASIC FEE \$ 710.00
Total Claims	13	-20 =		X \$18 =	
Independent Claims	1	- 3 =		X \$80 =	
Total Filing Fee					\$ 710.00

Please charge Deposit Account No. 20-0668 in the amount of the Total Fees set forth. The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. 20-0668.

All correspondence related to this application may be addressed to Dennis Moore at Texas Instruments,
Incorporated, P. O. Box 655474, M/S 3999, Dallas, Texas 75265.


Robert C. Klinger
Reg. No. 34,365

IC EXCESS CURRENT DETECTION SCHEME

FIELD OF THE INVENTION

5

The present invention is generally related to the field of mass storage devices including a hard disk drive (HDD) controllers, and more particularly to detecting excess current on servo driver IC's.

10 BACKGROUND OF THE INVENTION

Servo driver integrated circuits (IC's) are typically used in mass storage devices including hard disk drive (HDD) control circuits for controlling a spindle motor.

Occasionally, excess current conditions to the spindle motor can cause damage to the 15 servo driver, and may also produce excess heat and cause a fire hazard. Conserving die space and minimizing power consumption is a key design criteria for these servo driver IC's.

There is desired an improved servo driver IC capable of detecting excess current 20 of servo drive IC that can facilitate reducing the excess IC current. There is also desired a small protection circuit that can eliminate the excess current condition.

SUMMARY OF THE INVENTION

The present invention achieves technical advantages by detecting excess current on any IC including a servo driver IC and preventing the disruptive damage which can be caused by the excess current. Typically, an isolation (Iso) FET is part of the servo driver IC. A detection circuitry having only a small silicon area is added whereby the detection circuit is independent of the Iso FET current path, being in parallel rather than in series. The detection circuitry also allows production tests on much smaller current thresholds.

10 BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a block schematic drawing of the present invention including means for sensing and reducing an overcurrent condition on a HDD controller; and

15 Figure 2 is a detailed schematic diagram illustrating one preferred implementation of the invention shown in Figure 1.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

20 Referring now to Figure 1, there is shown generally at 10 an overcurrent detection circuit according to the present invention. Current through an isolation FET (Iso FET) 12 is measured and compared with a replica Sense FET 14 at the drains thereof, with the ratio current flowing through the sensing FET 14 setting the detection threshold. Motor current I_{cc} flowing through the Iso FET 12 represents the total supply current from power supply V_{cc} . Voltage V_{pump} is the provides a voltage doubler voltage, and the variable Bias Current is digitally programmable through register bits of control circuitry (not shown) to select different detection levels for nominal operation and production tests.

A comparator 16 compares the two drain voltages of the Iso FET 12 and the Sense FET 14, which comparator 16 in turn compares the Icc motor current with the threshold current and responsively generates an overcurrent fault signal OC to invoke further actions by the control circuitry to responsively reduce the Icc current. In the case of a 5 disk drive spindle motor driver IC, the spindle motor will brake for the remaining Pulse Width Modulation (PWM) duty cycle whenever an overcurrent fault occurs upon the assumption that a phase-to-ground short exists.

It's essential to quickly detect excess current on all servo driver IC's and to 10 prevent the disruptive damage which could be caused by the excess current. Typically, the Iso FET 12 is already part of a servo driver IC, and the detection circuitry silicon area added is very small. Also, the detection circuit 10 is independent of the Iso FET 12 current path, and is in parallel rather than in series therewith. Detection circuit 10 also allows production tests on the much smaller current thresholds

15

For reference, node N1 is at the drain of Isolation (Iso) FET 12 and is coupled to the negative input to the comparator, and node N2 is at the drain of sense FET 14 and is coupled to the positive input to the comparator.

20 Voltage Vpump is the chip supply voltage multiplier, and is usually a voltage doubler as shown. Voltage Vpump is used to pull the gate of Iso FET 12 and Sense FET 14 hard so that the resistance across Iso FET 12 and Sense FET 14 is small. Voltage Vpump is usually readily available on the servo IC.

25 The Iso FET 12 is an on-chip DMOS transistor used as the passing/isolation FET. With its gate tied to voltage Vpump, the Iso FET 12 operates in the linear region and behaves like a resistor. On-chip Iso FET 12 is commonly required in a servo application.

The Sense FET 14 is a scaled down DMOS transistor matched to the Iso FET 12. It is also operated in the linear region and thus behaves like a resistor, with the resistance being inversely proportional to the ratio of the size between Iso FET 12 and Sense FET 14.

5

The Variable Bias Current on-chip variable bias current is derived from the on-chip bandgap voltage divided by an external precision resistor, (not shown), and is digitally programmable through a serial port interface. The Variable Bias Current is desirable for production test at a smaller Icc and to calibrate out the comparator 16 offset 10 which contributes a large portion of error of the detection threshold accuracy. Production trimming is also implemented in the Variable Bias Current section to set an accurate detection threshold.

The Comparator 16 compares the two voltages at the drains (nodes N1 and N2) of 15 the Iso FET 12 and the Sense FET 14. The Variable Bias Current along with Sense FET 14 (behaving like a resistor) creates a voltage drop from Vcc to the drain of the Sense FET 14, which is the positive input to the comparator 16, and that voltage drop sets the comparison threshold. Because the two FETs are ratioed, the detection threshold becomes:

$$20 \quad ((\text{Iso FET size}) / (\text{Sense FET size})) * (\text{Current set at Variable Bias Current}).$$

When the excess current condition occurs (when Icc becomes larger than the threshold), the drain of Iso FET 12 will be pulled lower than the threshold set at the positive input of the comparator 16, and thus, the comparator 16 output OC will transition 25 from low to high. An OC ‘HIGH’ state indicates the chip draws too much current. A delay in time is advantageously added in the comparator 16 to filter out any transient current spikes through the Iso FET 12. For the servo IC, the idea is to ignore current spikes caused by the spindle driver (not shown in the figure) negative flyback during

normal PWM operation, and to detect only a short from the spindle three phases to ground or any other illegal operation that draws excess current.

When an excess current is detected, the comparator 16 output OC transitions from low to high. Subsequent actions must be taken to reduce the current before the chip is damaged, or even worse, excess current generates excess heat and eventually the part could burn and cause a fire hazard. This invention can be part of a UL protection scheme. This circuit may also reduce the spindle current upon an OC fault.

10 Voltage at drain of Sense FET, node N2:

$$\begin{aligned} V_{N2} &= V_{CC} - R * I_{VBC} \\ &= V_{CC} - k * I_{VBC} / \text{Sense FET size} \end{aligned}$$

15 Where k is a constant, and I_{VBC} is the variable bias current.

The Sense FET 14 size is equivalent to the width of the transistor.

Voltage at drain of Iso FET, N1:

$$\begin{aligned} 20 \quad V_{N1} &= V_{CC} - R^1 * I_{CC} \\ &= V_{CC} - \frac{k * I_{CC}}{\text{Iso FET size}} \end{aligned}$$

The threshold of the comparator 16 is when the two input voltages are equal:

$$V_{N1} = V_{N2}$$

$$V_{CC} - \frac{k * I_{cc}}{Iso\ FET\ size} = V_{CC} - \frac{k * I_{VBC}}{Sense\ FET\ size} \quad \text{or:}$$

5 $I_{cc} = \frac{Iso\ FET\ size}{Sense\ FET\ size} * I_{VBC}$

Though the invention has been described with respect to a specific preferred embodiment, many variations and modifications will become apparent to those skilled in the art upon reading the present application. It is therefore the intention that the appended
10 claims be interpreted as broadly as possible in view of the prior art to include all such variations and modifications.

WE CLAIM:

1. A overcurrent protection circuit for a motor drive circuit, comprising:
 - a first FET having a gate input and conducting a motor current of the motor, a drain and a source;
 - a second FET having a gate input coupled to said first FET input gate and conducting a bias current, a drain and a source; and
 - a comparator coupled across said drains of said first FET and said second FET and providing an output indicative of a voltage across said comparator inputs.

10

2. The overcurrent protection circuit of Claim 1 wherein each said first FET gate and said second FET gate are driven hard by a voltage to generate a low on resistance between the respective source and drain.

15

3. The overcurrent protection circuit of Claim 2 wherein said bias current is variable to responsively adjust a threshold voltage of said comparator.

4. The overcurrent protection circuit of Claim 3 wherein said second FET drain is coupled to a non-inverting input of said comparator.

20

5. The overcurrent protection circuit of Claim 4 wherein said first FET drain is coupled to an inverting input of said comparator.

25

6. The overcurrent protection circuit of Claim 2 wherein said FET drive voltage is generated by a voltage pump.

7. The overcurrent protection circuit of Claim 6 wherein said voltage pump is a voltage doubler.

8. The overcurrent protection circuit of Claim 1 wherein a ratio of said motor current to said bias current is proportional to a size of said first FET with respect to a size of said second FET.

5

9. The overcurrent protection circuit of Claim 1 wherein said bias current is selectively programmable.

10. The overcurrent protection circuit of Claim 9 wherein said bias current is digitally
10 programmable.

11. The overcurrent protection circuit of Claim 1 wherein said comparator generates said output being indicative of said motor current exceeding said a predetermined threshold and being a function of said bias current.

15

12. The overcurrent protection circuit of Claim 1 wherein said comparator has delay circuitry filtering out any transient current spikes through said first FET.

13. The overcurrent protection circuit of Claim 1 wherein said first FET is in parallel
20 with said second FET.

ABSTRACT

The present invention achieves technical advantages as a circuit (10) detecting
5 excess current on a servo driver IC and preventing the disruptive damage which can be
caused by the excess current. Typically, an isolation (Iso) FET 12 is part of the servo
driver IC. The detection circuitry (10) has a sensing FET (14) having only a small silicon
area whereby the detection circuit (10) is independent of the Iso FET current (I_{cc}) path,
being in parallel rather than in series. The detection circuitry also allows production tests
10 on much smaller current thresholds.




Figure 1. Over Current Detection Circuit

TI-31777

LLCIE-11

COMPARATOR 16

107

VARIABLE BIAS
CURRENT




FIGURE 2

ATTORNEYS DOCKET NO.

TI-91777

APPLICATION FOR UNITED STATES PATENT
DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I declare that my residence, post office address and citizenship are as stated below next to my name; that I verily believe that I am the original, first and sole inventor if only one name is listed below, or an original, first and joint inventor if plural inventors are named below, of the subject matter which is claimed and for which a patent is sought on the invention entitled as set forth below, which is described in the attached specification; that I have reviewed and understand the contents of the specification, including the claims, as amended by any amendment specifically referred to in the oath or declaration; that no application for patent or inventor's certificate on this invention has been filed by me or my legal representatives or assigns in any country foreign to the United States of America; and that I acknowledge my duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, section 1.56(a);


I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

TITLE OF INVENTION: IC EXCESS CURRENT DETECTION SCHEME

POWER OF ATTORNEY: I HEREBY APPOINT THE FOLLOWING ATTORNEYS TO PROSECUTE THIS APPLICATION AND TRANSACT ALL BUSINESS IN THE PATENT AND TRADEMARK OFFICE CONNECTED THEREWITH

W. James Brady III, Reg. No. 32,080
J. Dennis Moore, Reg. No. 28,885
Fredrick J. Telecky, Jr., Reg. No. 29,979

Jay Cantor, Reg. No. 19,906
Mark Courtney, Reg. No. 36,491
William Kempner, Reg. No. 28, 228

SEND CORRESPONDENCE TO: Dan Swayze Texas Instruments Incorporated, P. O. Box 655474, M/S 3999 Dallas, Texas 75265		DIRECT TELEPHONE CALLS TO: Dan Swayze (972) 917-5646
NAME OF INVENTOR: Ching-Chang Shen	NAME OF INVENTOR: (1)	NAME OF INVENTOR: (2)
Post Office Address 2401 South Santa Fe Avenue #207 Los Angeles, CA 90058	Post Office Address	Post Office Address
COUNTRY OF CITIZENSHIP: Taiwan	COUNTRY OF CITIZENSHIP:	COUNTRY OF CITIZENSHIP:
SIGNATURE OF INVENTOR: 	SIGNATURE OF INVENTOR:	SIGNATURE OF INVENTOR:
DATE: 11-16-2000	DATE:	DATE: